Skip to content

Pull requests: YosysHQ/yosys

New pull request New
96 Open 3,148 Closed
96 Open 3,148 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

docs: shuffle and expand contributing info documentation
#5531 opened Dec 3, 2025 by widlarizer • Draft
Parallelize opt_merge
#5530 opened Dec 3, 2025 by rocallahan Loading…
@widlarizer
Makefile: install frontends/verilog/verilog_location.h.
#5529 opened Dec 2, 2025 by Muxianesty Loading…
@widlarizer
1
Document and regression-test staged/cosimulation-based verification
#5528 opened Dec 2, 2025 by gussmith23 • Draft
1 task
Test aigmap conversion consistency
#5527 opened Dec 2, 2025 by KrystalDelusion Loading…
2
cellaigs: fix function argument evaluation order
#5526 opened Dec 1, 2025 by widlarizer Loading…
1
2
aiger2: fix empty cell input
#5525 opened Dec 1, 2025 by widlarizer Loading…
1
@widlarizer
7
Check that we don't use logging during multithreading
#5524 opened Nov 29, 2025 by rocallahan Loading…
@widlarizer
.github: trigger everything that triggers on main or PRs on merge queue
#5521 opened Nov 27, 2025 by widlarizer Loading…
@widlarizer
1
Remove cover() coverage tracking merge-after-jf Merge: PR will be merged after the next Dev JF unless concerns are raised
#5518 opened Nov 26, 2025 by rocallahan Loading…
@widlarizer
1
Limit thread usage in tests
#5516 opened Nov 26, 2025 by rocallahan Loading…
@widlarizer
8
Make coverage data thread-safe
#5515 opened Nov 26, 2025 by rocallahan • Draft
1
celltypes: compile-time lookup tables for internal cells
#5512 opened Nov 25, 2025 by widlarizer • Draft
1 task
1
@widlarizer
9
Xilinx abc9_dff test
#5505 opened Nov 25, 2025 by nataliakokoromyti Loading…
@KrystalDelusion
8
Fix Verific run-test.sh
#5504 opened Nov 25, 2025 by nataliakokoromyti Loading…
@KrystalDelusion
1
Use digit separators for large decimal integers
#5502 opened Nov 24, 2025 by widlarizer Loading…
@widlarizer
Add parsing of verilog module port renaming (aliases)
#5478 opened Nov 10, 2025 by xiota Loading…
2
@widlarizer
proc_mux: use assignment action locations for mux src
#5456 opened Nov 2, 2025 by widlarizer • Draft
2 of 3 tasks
@widlarizer
5
gowin: dsp: Add basic DSP block inferencing for various MULT cells
#5411 opened Oct 7, 2025 by plaes Loading…
@Ravenslofty
3
Unify handling of quoted strings in pass args
#5385 opened Sep 24, 2025 by KrystalDelusion • Draft
4 tasks done
1
@KrystalDelusion
extract_fa: Add parallel processing of partitions
#5373 opened Sep 22, 2025 by jbylicki Loading…
@jix
3
Don't sort anything ever
#5362 opened Sep 18, 2025 by widlarizer • Draft
Logging: Add log sink system to replace ostreams needs-info Issue needs more context/information in order to be resolved
#5311 opened Aug 22, 2025 by Logikable Loading…
@widlarizer
16
synth_gatemate: add -noconstmult option
#5272 opened Aug 7, 2025 by Ravenslofty Loading…
@Ravenslofty
CMake: Rebase From Main & Tests Working status-paused Status: Unfinished, not actively worked on, PR author intends to continue PR in the future
#5204 opened Jun 30, 2025 by nickrallison Loading…
@ShinyKate
41
ProTip! What’s not been updated in a month: updated:<2025-11-03.