ice: clear time_sync_en field for E825-C during reprogramming

JIRA: https://issues.redhat.com/browse/RHEL-104246

Upstream commit(s):
commit d261d75
Author: Jacob Keller <jacob.e.keller@intel.com>
Date:   Mon Jun 23 17:29:57 2025 -0700

    ice: clear time_sync_en field for E825-C during reprogramming

    When programming the Clock Generation Unit for E285-C hardware, we need
    to clear the time_sync_en bit of the DWORD 9 before we set the
    frequency.

    Co-developed-by: Karol Kolacinski <karol.kolacinski@intel.com>
    Signed-off-by: Karol Kolacinski <karol.kolacinski@intel.com>
    Signed-off-by: Jacob Keller <jacob.e.keller@intel.com>
    Signed-off-by: Tony Nguyen <anthony.l.nguyen@intel.com>

Signed-off-by: Petr Oros <poros@redhat.com>

Author: orosp

drivers/net/ethernet/intel/ice/ice_tspll.c

@@ -342,6 +342,14 @@ static int ice_tspll_cfg_e825c(struct ice_hw *hw, enum ice_tspll_freq clk_freq,
 			return err;
 	}
 
+	if (dw9.time_sync_en) {
+		dw9.time_sync_en = 0;
+
+		err = ice_write_cgu_reg(hw, ICE_CGU_R9, dw9.val);
+		if (err)
+			return err;
+	}
+
 	/* Set the frequency */
 	dw9.time_ref_freq_sel = clk_freq;
 
@@ -353,6 +361,7 @@ static int ice_tspll_cfg_e825c(struct ice_hw *hw, enum ice_tspll_freq clk_freq,
 		dw9.time_ref_en = 1;
 		dw9.clk_eref0_en = 0;
 	}
+	dw9.time_sync_en = 1;
 	err = ice_write_cgu_reg(hw, ICE_CGU_R9, dw9.val);
 	if (err)
 		return err;