We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
ulpi
1 parent 65fc46c commit 0e95118Copy full SHA for 0e95118
nmigen_boards/genesys2.py
@@ -142,15 +142,9 @@ def bank15_16_17_iostandard(self):
142
attrs=Attrs(IOSTANDARD="LVCMOS33")),
143
Resource("sd_card_rst", 0,
144
Pins("AE24", dir="o"), Attrs(IOSTANDARD="LVCMOS33")),
145
- Resource("ulpi", 0,
146
- Subsignal("rst", PinsN("AB14", dir="o")),
147
- Subsignal("clk", Pins("AD18", dir="i")),
148
- Subsignal("d", Pins("AE14 AE15 AC15 AC16 "
149
- "AB15 AA15 AD14 AC14", dir="io")),
150
- Subsignal("dir", Pins("Y16", dir="i")),
151
- Subsignal("stp", Pins("AA17", dir="o")),
152
- Subsignal("nxt", Pins("AA16", dir="i")),
153
- Attrs(IOSTANDARD="LVCMOS18")),
+ ULPIResource(0, data="AE14 AE15 AC15 AC16 AB15 AA15 AD14 AC14",
+ rst="AB14", clk="AD18", dir="Y16", stp="AA17", nxt="AA16",
+ clk_dir="i", rst_invert=True, attrs=Attrs(IOSTANDARD="LVCMOS18")),
154
Resource("vusb_oc", 0,
155
PinsN("AF16", dir="i"), Attrs(IOSTANDARD="LVCMOS18")),
156
Resource("eth_rgmii", 0,
0 commit comments