Skip to content

Commit cb61509

Browse files
committed
lib_parallel_ test is updated.
1 parent 26613ab commit cb61509

12 files changed

+36
-18
lines changed

tests/lib_parallel_/adder/lib_parallel_addr.py

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,9 @@
22
import os
33
import math
44

5+
# the next line can be removed after installation
6+
sys.path.insert(0, os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__))))))
7+
58
from veriloggen import *
69

710
try:

tests/lib_parallel_/adder/test_lib_parallel_addr.py

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
import led
1+
import lib_parallel_addr
22

33
expected_verilog = """
44
module test;
@@ -284,8 +284,8 @@
284284
endmodule
285285
"""
286286

287-
def test_led():
288-
test_module = led.mkTest()
287+
def test():
288+
test_module = lib_parallel_addr.mkTest()
289289
code = test_module.to_verilog()
290290

291291
from pyverilog.vparser.parser import VerilogParser

tests/lib_parallel_/cmp/lib_parallel_cmd.py renamed to tests/lib_parallel_/cmp/lib_parallel_cmp.py

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,9 @@
11
import sys
22
import os
33

4+
# the next line can be removed after installation
5+
sys.path.insert(0, os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__))))))
6+
47
from veriloggen import *
58

69
def mkLed():

tests/lib_parallel_/cmp/test_lib_parallel_cmd.py renamed to tests/lib_parallel_/cmp/test_lib_parallel_cmp.py

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
import led
1+
import lib_parallel_cmp
22

33
expected_verilog = """
44
module test;
@@ -78,8 +78,8 @@
7878
endmodule
7979
"""
8080

81-
def test_led():
82-
test_module = led.mkTest()
81+
def test():
82+
test_module = lib_parallel_cmp.mkTest()
8383
code = test_module.to_verilog()
8484

8585
from pyverilog.vparser.parser import VerilogParser

tests/lib_parallel_/delayed/lib_parallel_delayed.py

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,9 @@
22
import os
33
import math
44

5+
# the next line can be removed after installation
6+
sys.path.insert(0, os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__))))))
7+
58
from veriloggen import *
69

710
def mkLed(numports=8, delay_amount=2):

tests/lib_parallel_/delayed/test_lib_parallel_delayed.py

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
import led
1+
import lib_parallel_delayed
22

33
expected_verilog = """
44
module test;
@@ -183,8 +183,8 @@
183183
endmodule
184184
"""
185185

186-
def test_led():
187-
test_module = led.mkTest()
186+
def test():
187+
test_module = lib_parallel_delayed.mkTest()
188188
code = test_module.to_verilog()
189189

190190
from pyverilog.vparser.parser import VerilogParser

tests/lib_parallel_/delayed_eager_val/lib_parallel_delayed_eager_val.py

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,9 @@
22
import os
33
import math
44

5+
# the next line can be removed after installation
6+
sys.path.insert(0, os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__))))))
7+
58
from veriloggen import *
69

710
def mkLed(numports=8, delay_amount=2):

tests/lib_parallel_/delayed_eager_val/test_lib_parallel_delayed_eager_val.py

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
import led
1+
import lib_parallel_delayed_eager_val
22

33
expected_verilog = """
44
module test;
@@ -328,8 +328,8 @@
328328
endmodule
329329
"""
330330

331-
def test_led():
332-
test_module = led.mkTest()
331+
def test():
332+
test_module = lib_parallel_delayed_eager_val.mkTest()
333333
code = test_module.to_verilog()
334334

335335
from pyverilog.vparser.parser import VerilogParser

tests/lib_parallel_/delayed_eager_val_lazy_cond/lib_parallel_delayed_eager_val_lazy_cond.py

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,9 @@
22
import os
33
import math
44

5+
# the next line can be removed after installation
6+
sys.path.insert(0, os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__))))))
7+
58
from veriloggen import *
69

710
def mkLed(numports=8, delay_amount=2):

tests/lib_parallel_/delayed_eager_val_lazy_cond/test_lib_parallel_delayed_eager_val_lazy_cond.py

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1,4 +1,4 @@
1-
import led
1+
import lib_parallel_delayed_eager_val_lazy_cond
22

33
expected_verilog = """
44
module test;
@@ -196,8 +196,8 @@
196196
endmodule
197197
"""
198198

199-
def test_led():
200-
test_module = led.mkTest()
199+
def test():
200+
test_module = lib_parallel_delayed_eager_val_lazy_cond.mkTest()
201201
code = test_module.to_verilog()
202202

203203
from pyverilog.vparser.parser import VerilogParser

0 commit comments

Comments
 (0)