We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent e885287 commit d50061fCopy full SHA for d50061f
include/xsimd/types/xsimd_rvv_register.hpp
@@ -125,6 +125,15 @@ namespace xsimd
125
#undef XSIMD_RVV_MAKE_TYPES
126
#undef XSIMD_RVV_MAKE_TYPE
127
128
+ // Specialization needed for #1058
129
+ template <>
130
+ XSIMD_INLINE rvv_type_info<int8_t, rvv_width_m1 * 8>::type
131
+ rvv_type_info<int8_t, rvv_width_m1 * 8>::bitcast<__rvv_uint8m8_t>(
132
+ __rvv_uint8m8_t x) noexcept
133
+ {
134
+ return __riscv_vreinterpret_i8m8(x);
135
+ }
136
+
137
// rvv_blob is storage-type abstraction for a vector register.
138
template <class T, size_t Width>
139
struct rvv_blob : public rvv_type_info<T, Width>
0 commit comments