@@ -34,7 +34,7 @@ WEAK void SystemClock_Config(void)
3434 */
3535 __HAL_PWR_VOLTAGESCALING_CONFIG (PWR_REGULATOR_VOLTAGE_SCALE0 );
3636
37- while (!__HAL_PWR_GET_FLAG (PWR_FLAG_VOSRDY )) {}
37+ while (!__HAL_PWR_GET_FLAG (PWR_FLAG_VOSRDY )) {}
3838
3939 /** Initializes the RCC Oscillators according to the specified parameters
4040 * in the RCC_OscInitTypeDef structure.
@@ -52,16 +52,15 @@ WEAK void SystemClock_Config(void)
5252 RCC_OscInitStruct .PLL .PLLRGE = RCC_PLL1VCIRANGE_3 ;
5353 RCC_OscInitStruct .PLL .PLLVCOSEL = RCC_PLL1VCOWIDE ;
5454 RCC_OscInitStruct .PLL .PLLFRACN = 3072 ;
55- if (HAL_RCC_OscConfig (& RCC_OscInitStruct ) != HAL_OK )
56- {
55+ if (HAL_RCC_OscConfig (& RCC_OscInitStruct ) != HAL_OK ) {
5756 Error_Handler ();
5857 }
5958
6059 /** Initializes the CPU, AHB and APB buses clocks
6160 */
6261 RCC_ClkInitStruct .ClockType = RCC_CLOCKTYPE_HCLK |RCC_CLOCKTYPE_SYSCLK
63- |RCC_CLOCKTYPE_PCLK1 |RCC_CLOCKTYPE_PCLK2
64- |RCC_CLOCKTYPE_D3PCLK1 |RCC_CLOCKTYPE_D1PCLK1 ;
62+ |RCC_CLOCKTYPE_PCLK1 |RCC_CLOCKTYPE_PCLK2
63+ |RCC_CLOCKTYPE_D3PCLK1 |RCC_CLOCKTYPE_D1PCLK1 ;
6564 RCC_ClkInitStruct .SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK ;
6665 RCC_ClkInitStruct .SYSCLKDivider = RCC_SYSCLK_DIV1 ;
6766 RCC_ClkInitStruct .AHBCLKDivider = RCC_HCLK_DIV2 ;
@@ -70,8 +69,7 @@ WEAK void SystemClock_Config(void)
7069 RCC_ClkInitStruct .APB2CLKDivider = RCC_APB2_DIV2 ;
7170 RCC_ClkInitStruct .APB4CLKDivider = RCC_APB4_DIV2 ;
7271
73- if (HAL_RCC_ClockConfig (& RCC_ClkInitStruct , FLASH_LATENCY_3 ) != HAL_OK )
74- {
72+ if (HAL_RCC_ClockConfig (& RCC_ClkInitStruct , FLASH_LATENCY_3 ) != HAL_OK ) {
7573 Error_Handler ();
7674 }
7775}
0 commit comments