@@ -95,3 +95,57 @@ body: |
9595 B %bb.2
9696
9797 ...
98+ ---
99+ name : removeUxtw
100+ tracksRegLiveness : true
101+ body : |
102+ bb.0.entry:
103+ liveins: $x0
104+ ; CHECK-LABEL: name: removeUxtw
105+ ; CHECK: liveins: $x0
106+ ; CHECK-NEXT: {{ $}}
107+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr64 = COPY $x0
108+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr32 = COPY [[COPY]].sub_32
109+ ; CHECK-NEXT: [[ORRWrr:%[0-9]+]]:gpr32 = ORRWrr $wzr, [[COPY1]]
110+ ; CHECK-NEXT: [[SUBREG_TO_REG:%[0-9]+]]:gpr64 = SUBREG_TO_REG 0, [[ORRWrr]], %subreg.sub_32
111+ ; CHECK-NEXT: [[COPY2:%[0-9]+]]:gpr32sp = COPY [[SUBREG_TO_REG]].sub_32
112+ ; CHECK-NEXT: [[ADDWri:%[0-9]+]]:gpr32sp = ADDWri [[COPY2]], 1, 0
113+ ; CHECK-NEXT: $w0 = COPY [[ADDWri]]
114+ ; CHECK-NEXT: RET_ReallyLR implicit $w0
115+ %0:gpr64 = COPY $x0
116+ %1:gpr32 = COPY %0.sub_32
117+ %2:gpr32 = ORRWrr $wzr, %1
118+ %3:gpr64 = SUBREG_TO_REG 0, %2, %subreg.sub_32
119+ %4:gpr32sp = COPY %3.sub_32
120+ %5:gpr32sp = ADDWri %4, 1, 0
121+ $w0 = COPY %5
122+ RET_ReallyLR implicit $w0
123+ ...
124+ ---
125+ name : extraUseOrr
126+ tracksRegLiveness : true
127+ body : |
128+ bb.0.entry:
129+ liveins: $x0
130+ ; CHECK-LABEL: name: extraUseOrr
131+ ; CHECK: liveins: $x0
132+ ; CHECK-NEXT: {{ $}}
133+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr64 = COPY $x0
134+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:gpr32 = COPY [[COPY]].sub_32
135+ ; CHECK-NEXT: [[ORRWrr:%[0-9]+]]:gpr32 = ORRWrr $wzr, [[COPY1]]
136+ ; CHECK-NEXT: [[SUBREG_TO_REG:%[0-9]+]]:gpr64 = SUBREG_TO_REG 0, [[ORRWrr]], %subreg.sub_32
137+ ; CHECK-NEXT: [[COPY2:%[0-9]+]]:gpr32sp = COPY [[SUBREG_TO_REG]].sub_32
138+ ; CHECK-NEXT: [[ADDWri:%[0-9]+]]:gpr32sp = ADDWri [[COPY2]], 1, 0
139+ ; CHECK-NEXT: $w0 = COPY [[ADDWri]]
140+ ; CHECK-NEXT: $w1 = COPY [[ORRWrr]]
141+ ; CHECK-NEXT: RET_ReallyLR implicit $w0
142+ %0:gpr64 = COPY $x0
143+ %1:gpr32 = COPY %0.sub_32
144+ %2:gpr32 = ORRWrr $wzr, %1
145+ %3:gpr64 = SUBREG_TO_REG 0, %2, %subreg.sub_32
146+ %4:gpr32sp = COPY %3.sub_32
147+ %5:gpr32sp = ADDWri %4, 1, 0
148+ $w0 = COPY %5
149+ $w1 = COPY %2
150+ RET_ReallyLR implicit $w0
151+ ...
0 commit comments