11# ` {arm,thumb}*-none-eabi(hf)? `
22
3- ## Tier 2 Target List
3+ ## Common Target Details
4+
5+ This documentation covers details that apply to a range of bare-metal targets
6+ for 32-bit Arm CPUs. The ` arm-none-eabi ` flavor of the GNU compiler toolchain is
7+ often used to assist compilation to these targets.
8+
9+ Details that apply only to only a specific target in this group are covered in
10+ their own document.
11+
12+ ### Tier 2 Target List
413
514- Arm A-Profile Architectures
615 - ` armv7a-none-eabi `
1625- * Legacy* Arm Architectures
1726 - None
1827
19- ## Tier 3 Target List
28+ ### Tier 3 Target List
2029
2130- Arm A-Profile Architectures
2231 - ` armv7a-none-eabihf `
2837 - [ ` armv4t-none-eabi ` and ` thumbv4t-none-eabi ` ] ( armv4t-none-eabi.md )
2938 - [ ` armv5te-none-eabi ` and ` thumbv5te-none-eabi ` ] ( armv5te-none-eabi.md )
3039
31- ## Common Target Details
32-
33- This documentation covers details that apply to a range of bare-metal targets
34- for 32-bit Arm CPUs. In addition, target specific details may be covered in
35- their own document.
40+ ## Instruction Sets
3641
3742There are two 32-bit instruction set architectures (ISAs) defined by Arm:
3843
@@ -43,9 +48,10 @@ There are two 32-bit instruction set architectures (ISAs) defined by Arm:
4348- The [ * T32 ISA* ] [ t32-isa ] , with a mix of 16-bit and 32-bit width instructions.
4449 Note that this term includes both the original 16-bit width * Thumb* ISA
4550 introduced with the Armv4T architecture in 1994, and the later 16/32-bit sized
46- * Thumb-2* ISA introduced with the Armv6T2 architecture in 2003. Again, these
47- ISAs have been revised by subsequent revisions to the relevant Arm
48- architecture specifications.
51+ * Thumb-2* ISA introduced with the Armv6T2 architecture in 2003.
52+
53+ Again, these ISAs have been revised by subsequent revisions to the relevant Arm
54+ architecture specifications.
4955
5056There is also a 64-bit ISA with fixed-width 32-bit instructions called the * A64
5157ISA* , but targets which implement that instruction set generally start with
0 commit comments