Skip to content

Commit f1a0906

Browse files
Update riscv/src/register/macros.rs
Co-authored-by: Román Cárdenas Rodríguez <rcardenas.rod@gmail.com>
1 parent 7415500 commit f1a0906

File tree

1 file changed

+1
-3
lines changed

1 file changed

+1
-3
lines changed

riscv/src/register/macros.rs

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1076,9 +1076,7 @@ macro_rules! test_csr_field {
10761076
macro_rules! test_ro_csr_field {
10771077
($reg:ident, $field:ident: [$start:expr, $end:expr], $expected:expr) => {{
10781078
let bits = $reg.bits();
1079-
let shift = $end - $start + 1;
1080-
let mask = (1usize << shift) - 1;
1081-
let exp_val = (bits >> $start) & mask;
1079+
let exp_val = $crate::bits::bf_extract(bits, $start, $end - $start + 1);
10821080
let val = $reg.$field();
10831081
assert_eq!(val & !mask, 0);
10841082
assert_eq!($expected & !mask, 0);

0 commit comments

Comments
 (0)