Skip to content

Commit e3c0f9f

Browse files
Update CHANGELOG.md
1 parent 9c5fe14 commit e3c0f9f

File tree

5 files changed

+7
-0
lines changed

5 files changed

+7
-0
lines changed

riscv-pac/CHANGELOG.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -11,6 +11,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
1111

1212
### Added
1313

14+
- Updated the license to `MIT or Apache-2.0`
1415
- Add `result` module for `Error` and `Result` types
1516
- Add `ExceptionNumber` trait.
1617
- Classify interrupt numbers in `CoreInterruptNumber` and `ExternalInterruptNumber`.

riscv-peripheral/CHANGELOG.md

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -7,6 +7,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
77

88
## [Unreleased]
99

10+
- Update license to `MIT or Apache-2.0`
11+
1012
### Fixed
1113

1214
- Typo in documentation.

riscv-rt/CHANGELOG.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -9,6 +9,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
99

1010
### Changed
1111

12+
- Update license to `MIT or Apache-2.0`
1213
- Fix clippy warnings in riscv_rt_macros::strip_type_path
1314
- Bump MSRV to 1.68 for latest syn 2.0 release
1415
- Adapted to new `riscv` version.

riscv-target-parser/CHANGELOG.md

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -5,6 +5,8 @@ This project adheres to [Semantic Versioning](http://semver.org/).
55

66
## [Unreleased]
77

8+
- Update license to `MIT or Apache 2.0`
9+
810
## [v0.1.3] - 2025-09-29
911

1012
### Fixed

riscv/CHANGELOG.md

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -9,6 +9,7 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
99

1010
### Added
1111

12+
- Updated the license to `MIT or Apache-2.0`
1213
- Added DCSR (Debug Control and Status Register) CSR support for the RISC-V
1314
- Add `miselect` CSR
1415
- Improved assembly macro handling in asm.rs

0 commit comments

Comments
 (0)