Skip to content

Commit 8499f1a

Browse files
Merge pull request #355 from rust-embedded/riscv-types
Prepare for renaming `riscv-pac` to `riscv-types`
2 parents bedbc41 + ec9cb5e commit 8499f1a

File tree

7 files changed

+457
-0
lines changed

7 files changed

+457
-0
lines changed

.github/workflows/changelog.yaml

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -29,6 +29,8 @@ jobs:
2929
- 'riscv-semihosting/**'
3030
riscv-target-parser:
3131
- 'riscv-target-parser/**'
32+
riscv-types:
33+
- 'riscv-types/**'
3234
3335
- name: Check for CHANGELOG.md (riscv)
3436
if: steps.changes.outputs.riscv == 'true'
@@ -77,3 +79,11 @@ jobs:
7779
changeLogPath: ./riscv-target-parser/CHANGELOG.md
7880
skipLabels: 'skip changelog'
7981
missingUpdateErrorMessage: 'Please add a changelog entry in the riscv-target-parser/CHANGELOG.md file.'
82+
83+
- name: Check for CHANGELOG.md (riscv-types)
84+
if: steps.changes.outputs.riscv-types == 'true'
85+
uses: dangoslen/changelog-enforcer@v3
86+
with:
87+
changeLogPath: ./riscv-types/CHANGELOG.md
88+
skipLabels: 'skip changelog'
89+
missingUpdateErrorMessage: 'Please add a changelog entry in the riscv-types/CHANGELOG.md file.'

Cargo.toml

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -7,6 +7,7 @@ members = [
77
"riscv-rt",
88
"riscv-semihosting",
99
"riscv-target-parser",
10+
"riscv-types",
1011
"tests-build",
1112
"tests-trybuild",
1213
]
@@ -17,4 +18,5 @@ default-members = [
1718
"riscv-peripheral",
1819
"riscv-rt",
1920
"riscv-semihosting",
21+
"riscv-types",
2022
]

riscv-types/CHANGELOG.md

Lines changed: 39 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,39 @@
1+
# Change Log
2+
3+
All notable changes to this project will be documented in this file.
4+
5+
The format is based on [Keep a Changelog](http://keepachangelog.com/)
6+
and this project adheres to [Semantic Versioning](http://semver.org/).
7+
8+
## [Unreleased]
9+
10+
### Changed
11+
12+
- Renamed crate to `riscv-types` as per [#351](https://github.com/rust-embedded/riscv/issues/351)
13+
14+
## riscv-pac [v0.2.0] - 2024-10-19
15+
16+
### Added
17+
18+
- Add `result` module for `Error` and `Result` types
19+
- Add `ExceptionNumber` trait.
20+
- Classify interrupt numbers in `CoreInterruptNumber` and `ExternalInterruptNumber`.
21+
- Added simple tests to illustrate how to implement all the provided traits.
22+
23+
### Changed
24+
25+
- All traits now work with `usize` data type.
26+
27+
## riscv-pac [v0.1.1] - 2024-02-15
28+
29+
- Fix crates.io badge links
30+
31+
## riscv-pac [v0.1.0] - 2024-01-14
32+
33+
### Added
34+
35+
- Add `InterruptNumber`, `PriorityNumber`, and `HartIdNumber` traits.
36+
37+
### Changed
38+
39+
- Update `README.md`

riscv-types/Cargo.toml

Lines changed: 19 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,19 @@
1+
[package]
2+
name = "riscv-types"
3+
version = "0.1.0"
4+
edition = "2021"
5+
rust-version = "1.60"
6+
repository = "https://github.com/rust-embedded/riscv"
7+
authors = ["The RISC-V Team <risc-v@teams.rust-embedded.org>"]
8+
categories = ["embedded", "hardware-support", "no-std"]
9+
description = "Low level access to RISC-V processors"
10+
documentation = "https://docs.rs/riscv-types"
11+
keywords = ["riscv", "register", "peripheral"]
12+
license = "ISC"
13+
14+
[package.metadata.docs.rs]
15+
default-target = "riscv64imac-unknown-none-elf"
16+
targets = [
17+
"riscv32i-unknown-none-elf", "riscv32imc-unknown-none-elf", "riscv32imac-unknown-none-elf",
18+
"riscv64imac-unknown-none-elf", "riscv64gc-unknown-none-elf",
19+
]

riscv-types/README.md

Lines changed: 40 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,40 @@
1+
[![crates.io](https://img.shields.io/crates/d/riscv-types.svg)](https://crates.io/crates/riscv-types)
2+
[![crates.io](https://img.shields.io/crates/v/riscv-types.svg)](https://crates.io/crates/riscv-types)
3+
4+
# `riscv-types` (previously `riscv-pac`)
5+
6+
> Target-specific traits to be implemented by PACs
7+
8+
This project is developed and maintained by the [RISC-V team][team].
9+
10+
## [Documentation](https://docs.rs/crate/riscv-types)
11+
12+
## Minimum Supported Rust Version (MSRV)
13+
14+
This crate is guaranteed to compile on stable Rust 1.60 and up. It *might*
15+
compile with older versions but that may change in any new patch release.
16+
17+
## License
18+
19+
Copyright 2023-2025 [RISC-V team][team]
20+
21+
Permission to use, copy, modify, and/or distribute this software for any purpose
22+
with or without fee is hereby granted, provided that the above copyright notice
23+
and this permission notice appear in all copies.
24+
25+
THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES WITH
26+
REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND
27+
FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT,
28+
INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS
29+
OF USE, DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
30+
TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF
31+
THIS SOFTWARE.
32+
33+
## Code of Conduct
34+
35+
Contribution to this crate is organized under the terms of the [Rust Code of
36+
Conduct][CoC], the maintainer of this crate, the [RISC-V team][team], promises
37+
to intervene to uphold that code of conduct.
38+
39+
[CoC]: ../CODE_OF_CONDUCT.md
40+
[team]: https://github.com/rust-embedded/wg#the-risc-v-team

0 commit comments

Comments
 (0)