Skip to content

Commit 0d8556a

Browse files
Fix Changelog.md
1 parent 4acf38f commit 0d8556a

File tree

2 files changed

+5
-2
lines changed

2 files changed

+5
-2
lines changed

riscv-pac/CHANGELOG.md

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,11 +7,14 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
77

88
## [Unreleased]
99

10+
### Changed
11+
12+
- Updated the license to `MIT or Apache-2.0`
13+
1014
## [v0.2.0] - 2024-10-19
1115

1216
### Added
1317

14-
- Updated the license to `MIT or Apache-2.0`
1518
- Add `result` module for `Error` and `Result` types
1619
- Add `ExceptionNumber` trait.
1720
- Classify interrupt numbers in `CoreInterruptNumber` and `ExternalInterruptNumber`.

riscv/CHANGELOG.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -9,14 +9,14 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
99

1010
### Added
1111

12-
- Updated the license to `MIT or Apache-2.0`
1312
- Added DCSR (Debug Control and Status Register) CSR support for the RISC-V
1413
- Add `miselect` CSR
1514
- Improved assembly macro handling in asm.rs
1615
- New `rt` and `rt-v-trap` features to opt-in `riscv-rt`-related code in `riscv::pac_enum` macro.
1716

1817
# Changed
1918

19+
- Updated the license to `MIT or Apache-2.0`
2020
- Bump MSRV to 1.68 for latest version of syn 2.0
2121
- Now, `riscv::pac_enum` macro only includes trap-related code if `rt` or `rt-v-trap` features are enabled.
2222

0 commit comments

Comments
 (0)