Merge #141

141: Derive Debug, PartialEq and Eq for more types r=therealprof a=jonas-schievink

Closes #28

Co-authored-by: Jonas Schievink <jonasschievink@gmail.com>

Author: bors[bot]

src/peripheral/cpuid.rs

@@ -66,6 +66,7 @@ pub struct RegisterBlock {
 
 /// Type of cache to select on CSSELR writes.
 #[cfg(not(armv6m))]
+#[derive(Copy, Clone, Debug, PartialEq, Eq)]
 pub enum CsselrCacheType {
     /// Select DCache or unified cache
     DataOrUnified = 0,

src/peripheral/scb.rs

@@ -97,7 +97,7 @@ pub struct RegisterBlock {
 
 /// FPU access mode
 #[cfg(has_fpu)]
-#[derive(Clone, Copy, Debug)]
+#[derive(Clone, Copy, Debug, PartialEq, Eq)]
 pub enum FpuAccessMode {
     /// FPU is not accessible
     Disabled,

src/peripheral/syst.rs

@@ -18,7 +18,7 @@ pub struct RegisterBlock {
 }
 
 /// SysTick clock source
-#[derive(Clone, Copy, Debug)]
+#[derive(Clone, Copy, Debug, PartialEq, Eq)]
 pub enum SystClkSource {
     /// Core-provided clock
     Core,