We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 9d80992 commit b8b29a1Copy full SHA for b8b29a1
src/riscv/api.h
@@ -8,7 +8,7 @@
8
/* RISC-V Vendor IDs. */
9
enum cpuinfo_riscv_chipset_vendor {
10
cpuinfo_riscv_chipset_vendor_unknown = 0,
11
- cpuinfo_riscv_chipset_sifive = 0x489,
+ cpuinfo_riscv_chipset_vendor_sifive = 0x489,
12
cpuinfo_riscv_chipset_vendor_max,
13
};
14
src/riscv/uarch.c
@@ -11,7 +11,7 @@ void cpuinfo_riscv_decode_vendor_uarch(
enum cpuinfo_uarch uarch[restrict static 1]) {
/* The vendor ID is sufficient to determine the cpuinfo_vendor. */
switch(vendor_id) {
- case cpuinfo_riscv_chipset_sifive:
+ case cpuinfo_riscv_chipset_vendor_sifive:
15
*vendor = cpuinfo_vendor_sifive;
16
break;
17
default:
0 commit comments