Skip to content

Commit 3a5cc41

Browse files
author
Herton R. Krzesinski
committed
Merge: dt-bindings: soc: adds for i.MX93 SRC, mediamix blk ctrl, i2c-imx-lpi2c
MR: https://gitlab.com/redhat/centos-stream/src/kernel/centos-stream-9/-/merge_requests/1703 Description: Updates for i.MX93 dt-bindings soc: add i.MX93 SRC soc: add i.MX93 mediamix blk ctrl mfd: syscon: Add i.MX93 blk ctrl system registers i2c: i2c-imx-lpi2c: add i.MX93 v2 - add all the current upstream chnanges for i2c-imx-lpi2c Bugzilla: http://bugzilla.redhat.com/2140034 Build Info: https://brewweb.engineering.redhat.com/brew/taskinfo?taskID=49270523 Tested: Did sanity boot testing on i.MX 8M (nxp-imx8mquad-01.edge1) system. Signed-off-by: Steve Best <sbest@redhat.com> Approved-by: David Arcari <darcari@redhat.com> Approved-by: Tony Camuso <tcamuso@redhat.com> Signed-off-by: Herton R. Krzesinski <herton@redhat.com>
2 parents 683c0d0 + 4a5f374 commit 3a5cc41

File tree

3 files changed

+120
-5
lines changed

3 files changed

+120
-5
lines changed

Documentation/devicetree/bindings/i2c/i2c-imx-lpi2c.yaml

Lines changed: 22 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -17,9 +17,13 @@ properties:
1717
oneOf:
1818
- enum:
1919
- fsl,imx7ulp-lpi2c
20-
- fsl,imx8qm-lpi2c
2120
- items:
22-
- const: fsl,imx8qxp-lpi2c
21+
- enum:
22+
- fsl,imx8qxp-lpi2c
23+
- fsl,imx8dxl-lpi2c
24+
- fsl,imx8qm-lpi2c
25+
- fsl,imx8ulp-lpi2c
26+
- fsl,imx93-lpi2c
2327
- const: fsl,imx7ulp-lpi2c
2428

2529
reg:
@@ -34,10 +38,22 @@ properties:
3438
clock-frequency: true
3539

3640
clock-names:
37-
maxItems: 1
41+
items:
42+
- const: per
43+
- const: ipg
3844

3945
clocks:
40-
maxItems: 1
46+
maxItems: 2
47+
48+
dmas:
49+
items:
50+
- description: DMA controller phandle and request line for TX
51+
- description: DMA controller phandle and request line for RX
52+
53+
dma-names:
54+
items:
55+
- const: tx
56+
- const: rx
4157

4258
power-domains:
4359
maxItems: 1
@@ -60,5 +76,6 @@ examples:
6076
reg = <0x40A50000 0x10000>;
6177
interrupt-parent = <&intc>;
6278
interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
63-
clocks = <&clks IMX7ULP_CLK_LPI2C7>;
79+
clocks = <&clks IMX7ULP_CLK_LPI2C7>,
80+
<&clks IMX7ULP_CLK_NIC1_BUS_DIV>;
6481
};

Documentation/devicetree/bindings/mfd/syscon.yaml

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -38,6 +38,8 @@ properties:
3838
- allwinner,sun8i-h3-system-controller
3939
- allwinner,sun8i-v3s-system-controller
4040
- allwinner,sun50i-a64-system-controller
41+
- fsl,imx93-aonmix-ns-syscfg
42+
- fsl,imx93-wakeupmix-syscfg
4143
- hisilicon,dsa-subctrl
4244
- hisilicon,hi6220-sramctrl
4345
- hisilicon,pcie-sas-subctrl
Lines changed: 96 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,96 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/soc/imx/fsl,imx93-src.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: NXP i.MX93 System Reset Controller
8+
9+
maintainers:
10+
- Peng Fan <peng.fan@nxp.com>
11+
12+
description: |
13+
The System Reset Controller (SRC) is responsible for the generation of
14+
all the system reset signals and boot argument latching.
15+
16+
Its main functions are as follows,
17+
- Deals with all global system reset sources from other modules,
18+
and generates global system reset.
19+
- Responsible for power gating of MIXs (Slices) and their memory
20+
low power control.
21+
22+
properties:
23+
compatible:
24+
items:
25+
- const: fsl,imx93-src
26+
- const: syscon
27+
28+
reg:
29+
maxItems: 1
30+
31+
ranges: true
32+
33+
'#address-cells':
34+
const: 1
35+
36+
'#size-cells':
37+
const: 1
38+
39+
patternProperties:
40+
"power-domain@[0-9a-f]+$":
41+
42+
type: object
43+
properties:
44+
compatible:
45+
items:
46+
- const: fsl,imx93-src-slice
47+
48+
'#power-domain-cells':
49+
const: 0
50+
51+
reg:
52+
items:
53+
- description: mix slice register region
54+
- description: mem slice register region
55+
56+
clocks:
57+
description: |
58+
A number of phandles to clocks that need to be enabled
59+
during domain power-up sequencing to ensure reset
60+
propagation into devices located inside this power domain.
61+
minItems: 1
62+
maxItems: 5
63+
64+
required:
65+
- compatible
66+
- '#power-domain-cells'
67+
- reg
68+
69+
required:
70+
- compatible
71+
- reg
72+
- ranges
73+
- '#address-cells'
74+
- '#size-cells'
75+
76+
additionalProperties: false
77+
78+
examples:
79+
- |
80+
#include <dt-bindings/clock/imx93-clock.h>
81+
82+
system-controller@44460000 {
83+
compatible = "fsl,imx93-src", "syscon";
84+
reg = <0x44460000 0x10000>;
85+
#address-cells = <1>;
86+
#size-cells = <1>;
87+
ranges;
88+
89+
mediamix: power-domain@0 {
90+
compatible = "fsl,imx93-src-slice";
91+
reg = <0x44462400 0x400>, <0x44465800 0x400>;
92+
#power-domain-cells = <0>;
93+
clocks = <&clk IMX93_CLK_MEDIA_AXI>,
94+
<&clk IMX93_CLK_MEDIA_APB>;
95+
};
96+
};

0 commit comments

Comments
 (0)