File tree Expand file tree Collapse file tree 3 files changed +27
-12
lines changed
language_examples/systemverilog Expand file tree Collapse file tree 3 files changed +27
-12
lines changed Original file line number Diff line number Diff line change 1+ module test ;
2+
3+ wire a, b;
4+
5+ property p ;
6+ @ (posedge clk) a | - > b;
7+ endproperty
8+ a : assert property (p);
9+
10+ property p ;
11+ @ (posedge clk) a | => b;
12+ endproperty
13+ a : assert property (p);
14+
15+ endmodule
Original file line number Diff line number Diff line change 878878 },
879879 "operators" : {
880880 "patterns" : [
881+ {
882+ "match" : " \\ b(?:dist|inside|with|intersect|and|or|throughout|within|first_match)\\ b|:=|:/|\\ |->|\\ |=>|->>|\\ *>|#-#|#=#|&&&" ,
883+ "name" : " keyword.operator.logical.systemverilog"
884+ },
885+ {
886+ "match" : " @|##|#|->|<->" ,
887+ "name" : " keyword.operator.channel.systemverilog"
888+ },
881889 {
882890 "match" : " \\ +=|-=|/=|\\ *=|%=|&=|\\ |=|\\ ^=|>>>=|>>=|<<<=|<<=|<=|=" ,
883891 "name" : " keyword.operator.assignment.systemverilog"
909917 {
910918 "match" : " <=|<|>=|>|==\\ ?|!=\\ ?|===|!==|==|!=" ,
911919 "name" : " keyword.operator.comparison.systemverilog"
912- },
913- {
914- "match" : " @|##|#|->|<->" ,
915- "name" : " keyword.operator.channel.systemverilog"
916- },
917- {
918- "match" : " \\ b(?:dist|inside|with|intersect|and|or|throughout|within|first_match)\\ b|:=|:/|\\ |->|\\ |=>|->>|\\ *>|#-#|#=#|&&&" ,
919- "name" : " keyword.operator.logical.systemverilog"
920920 }
921921 ]
922922 },
Original file line number Diff line number Diff line change @@ -472,6 +472,10 @@ repository:
472472 name : keyword.operator.quantifier.regexp
473473 operators :
474474 patterns :
475+ - match : \b(?:dist|inside|with|intersect|and|or|throughout|within|first_match)\b|:=|:/|\|->|\|=>|->>|\*>|#-#|#=#|&&&
476+ name : keyword.operator.logical.systemverilog
477+ - match : ' @|##|#|->|<->'
478+ name : keyword.operator.channel.systemverilog
475479 - match : \+=|-=|/=|\*=|%=|&=|\|=|\^=|>>>=|>>=|<<<=|<<=|<=|=
476480 name : keyword.operator.assignment.systemverilog
477481 # - match: :|\?
@@ -490,10 +494,6 @@ repository:
490494 name : keyword.operator.bitwise.systemverilog
491495 - match : <=|<|>=|>|==\?|!=\?|===|!==|==|!=
492496 name : keyword.operator.comparison.systemverilog
493- - match : ' @|##|#|->|<->'
494- name : keyword.operator.channel.systemverilog
495- - match : \b(?:dist|inside|with|intersect|and|or|throughout|within|first_match)\b|:=|:/|\|->|\|=>|->>|\*>|#-#|#=#|&&&
496- name : keyword.operator.logical.systemverilog
497497 comments :
498498 patterns :
499499 - begin : /\*
You can’t perform that action at this time.
0 commit comments