You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: README.md
+16-16Lines changed: 16 additions & 16 deletions
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -84,12 +84,12 @@ After power up, by default the ADCC operates in basic mode. Switch (S2) on the b
84
84
</tbody>
85
85
</table>
86
86
87
-
he ADCC module of PIC18F25Q10 MCU periodically acquires analog data and process it to equivalent digital data. The timer0 module acts as a source of trigger to initiate the ADC auto conversion. The interval for the timer can be varied to achieve different ADC sampling frequencies. In case of basic, average and burst-average modes, the sampling frequency is set to 100Hz. Whereas in case of low-pass filter mode, the interval is selected to 1msec to generate a sampling frequency of 1KHz.
87
+
The ADCC module of PIC18F47Q10 MCU periodically acquires analog data and process it to equivalent digital data. The timer0 module acts as a source of trigger to initiate the ADC auto conversion. The interval for the timer can be varied to achieve different ADC sampling frequencies. In case of basic, average and burst-average modes, the sampling frequency is set to 100Hz. Whereas in case of low-pass filter mode, the interval is selected to 1msec to generate a sampling frequency of 1KHz.
88
88
89
89
In Low-pass filter mode, cut-off frequency is calculated as below:
90
90
91
91
<palign="center">
92
-
<imgwidth=750height=autosrc="images/Formula.jpg">
92
+
<imgwidth=200height=autosrc="images/Formula.jpg">
93
93
<br><strong><br>
94
94
</p>
95
95
@@ -297,41 +297,41 @@ Switch S2 is connected to pin RC5, which is used as input source to timer4 (HLT)
297
297
* By default, the ADCC is configured in basic mode. No computational feature is enabled and the raw data is displayed in the terminal window.
* Press switch (S2) on the board, the ADCC mode changes from basic to average mode. In average mode, the ADCC module is configured to accumulate 16 samples and the averaged value present in the ADFLTR register is displayed on the terminal window. In this mode, setpoint is set at 511, upper threshold to +200 and lower threshold to -200. So, when the ADC value goes below 311 (511-200) or when it goes above 711 (511+200), corresponding error message is displayed.
* Press switch (S2), the ADCC mode switches from average to burst average mode. In burst average mode, the ADCC module is configured to accumulate 16 samples sequentially (at a single stretch) for each auto conversion trigger. The averaged value of accumulated samples (present in ADFLTR register) is displayed on the terminal window. The setpoint, upper threshold and lower threshold are same as in average mode.
@@ -363,21 +363,21 @@ Switch S2 is connected to pin RC5, which is used as input source to timer4 (HLT)
363
363
* The ADCC attenuates the high frequency noise and allows only the DC signal as shown below. (deltaY of 40.84 = 200mV)
364
364
365
365
<palign="center">
366
-
<imgwidth=750height=autosrc="images/graph2.jpg">
366
+
<imgwidth=500height=autosrc="images/graph2.jpg">
367
367
<br><strong><br>
368
368
</p>
369
369
370
370
With 100 Hz noise frequency, the amplitude of the noise in the output signal has reduced to 41.6mV(peak-peak). The gain has reduced to -13.63 dB. (20 log ((8.521 * 5 / 1024)/200mV ))
371
371
372
372
<palign="center">
373
-
<imgwidth=750height=autosrc="images/graph3.jpg">
373
+
<imgwidth=500height=autosrc="images/graph3.jpg">
374
374
<br><strong><br>
375
375
</p>
376
376
377
377
With 210 Hz noise frequency (10 times the cut off frequency), the amplitude of the noise in the output signal has reduced to 18.5mV(peak-peak). The gain has reduced to -20.6 dB.(20 log ((3.803 * 5 / 1024)/200mV ))
0 commit comments