Skip to content

Commit 1b49e8a

Browse files
Updated review comments
1 parent b9f2b93 commit 1b49e8a

File tree

22 files changed

+126
-105
lines changed

22 files changed

+126
-105
lines changed

dspic33e-adc-altsamp/.main-meta/main.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,7 @@
1010
"shortDescription":"ADC Alternate Sampling",
1111
"ide":{
1212
"name":"MPLABX",
13-
"semverRange":">=5.50.0"
13+
"semverRange":">=6.00"
1414
},
1515
"compiler":{
1616
"name":"XC16",

dspic33e-adc-altsamp/README.md

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -25,11 +25,11 @@ Next, DMA uses DMA0STB base address to store the ADC samples and it generates in
2525
after transfer (TWO x 16 samples = 32 samples).
2626
Above process repeats continuously.
2727

28-
void __attribute__((__interrupt__)) _DMA0Interrupt(void);
28+
void \_\_attribute\_\_((\_\_interrupt\_\_)) _DMA0Interrupt(void);<br/>
2929
DMA interrupt service routine, moves the data from DMA buffer to ADC signal buffer
3030

31-
Timer time outs at 60M/(4999+1) = 12000 Hz.
32-
DMA interrupt @ 12K/32= 375 Hz.
31+
Timer time outs at 60M/(4999+1) = 12000 Hz.<br/>
32+
DMA interrupt @ 12K/32= 375 Hz.<br/>
3333
I/O pin toggles at 375/2= 187 Hz.
3434

3535
RA4 pin is toggled in ISR, hence it will be toggling at ~ 187Hz
@@ -44,6 +44,6 @@ RA4 pin is toggled in ISR, hence it will be toggling at ~ 187Hz
4444

4545
## Software Used
4646

47-
- MPLAB® X IDE v5.50 or newer (https://www.microchip.com/mplabx)
48-
- MPLAB® XC16 v1.70 or newer (https://www.microchip.com/xc)
47+
- MPLAB® X IDE v6.00 or newer (https://www.microchip.com/mplabx)
48+
- MPLAB® XC16 v2.00 or newer (https://www.microchip.com/xc)
4949

dspic33e-adc-chscan-no-dma/.main-meta/main.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,7 @@
1010
"shortDescription":"ADC Channel Scanning without DMA",
1111
"ide":{
1212
"name":"MPLABX",
13-
"semverRange":">=5.50.0"
13+
"semverRange":">=6.00"
1414
},
1515
"compiler":{
1616
"name":"XC16",

dspic33e-adc-chscan-no-dma/README.md

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -13,7 +13,7 @@ It will take FOUR Timer3 Timeout period to scan through all the FOUR Analog inpu
1313
ADC module clock time period is configured as Tad=Tcy*(ADCS+1)= (1/40M)*64 = 1.6us (625Khz).
1414
Hence the conversion time for 10-bit A/D Conversion Time Tc=12*Tad = 19.2us
1515

16-
void __attribute__((__interrupt__)) _ADC1Interrupt(void)
16+
void \_\_attribute\_\_((\_\_interrupt\_\_)) _ADC1Interrupt(void)
1717
ADC ISR sorts out the data and stores the converted data in separated buffers.
1818
ISR rate will be 8Khz, RA6 pin is toggled in ISR, hence it will be toggling at ~ 4Khz
1919

@@ -26,6 +26,6 @@ ISR rate will be 8Khz, RA6 pin is toggled in ISR, hence it will be toggling at ~
2626

2727
## Software Used
2828

29-
- MPLAB® X IDE v5.50 or newer (https://www.microchip.com/mplabx)
30-
- MPLAB® XC16 v1.70 or newer (https://www.microchip.com/xc)
29+
- MPLAB® X IDE v6.00 or newer (https://www.microchip.com/mplabx)
30+
- MPLAB® XC16 v2.00 or newer (https://www.microchip.com/xc)
3131

dspic33e-adc-chscan/.main-meta/main.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,7 @@
1010
"shortDescription":"ADC Channel Scanning",
1111
"ide":{
1212
"name":"MPLABX",
13-
"semverRange":">=5.50.0"
13+
"semverRange":">=6.00"
1414
},
1515
"compiler":{
1616
"name":"XC16",

dspic33e-adc-chscan/README.md

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -24,7 +24,7 @@ Next, DMA uses DMA0STB base address to store the ADC samples and it generates in
2424
after transfer (4 x 8 samples = 31 samples).
2525
Above process repeats continuously.
2626

27-
void __attribute__((__interrupt__)) _DMA0Interrupt(void);
27+
void \_\_attribute\_\_((\_\_interrupt\_\_)) _DMA0Interrupt(void);
2828
DMA interrupt service routine, moves the data from DMA buffer to ADC signal buffer
2929

3030

@@ -41,6 +41,6 @@ RA4/RA6 pin is toggled in ISR, hence it will be toggling at ~ 187Hz where device
4141

4242
## Software Used
4343

44-
- MPLAB® X IDE v5.50 or newer (https://www.microchip.com/mplabx)
45-
- MPLAB® XC16 v1.70 or newer (https://www.microchip.com/xc)
44+
- MPLAB® X IDE v6.00 or newer (https://www.microchip.com/mplabx)
45+
- MPLAB® XC16 v2.00 or newer (https://www.microchip.com/xc)
4646

dspic33e-adc-in-sleep/.main-meta/main.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,7 @@
1010
"shortDescription":"ADC Conversion in Sleep mode",
1111
"ide":{
1212
"name":"MPLABX",
13-
"semverRange":">=5.50.0"
13+
"semverRange":">=6.00"
1414
},
1515
"compiler":{
1616
"name":"XC16",

dspic33e-adc-in-sleep/README.md

Lines changed: 4 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -9,12 +9,11 @@ Start of conversion is issued in the background loop and device enters sleep mod
99

1010
When the ADC conversion is completed in sleep mode, it wakes up the device and enters ADC ISR.
1111

12-
13-
void initAdc1(void);
12+
void initAdc1(void);<br/>
1413
ADC CH0 is set-up to covert AIN5 in 10-bit mode. ADC is configured to next sample data immediately after the conversion.
1514
But the start of conversion is issued manually in the background loop.
1615

17-
void _ADC1Interrupt()
16+
void _ADC1Interrupt()<br/>
1817
Device enters the ADC ISR after waking up from sleep mode. ADC result is read in the ISR and PORTA (RA4) pin is toggled.
1918

2019

@@ -26,6 +25,6 @@ Device enters the ADC ISR after waking up from sleep mode. ADC result is read in
2625

2726
## Software Used
2827

29-
- MPLAB® X IDE v5.50 or newer (https://www.microchip.com/mplabx)
30-
- MPLAB® XC16 v1.70 or newer (https://www.microchip.com/xc)
28+
- MPLAB® X IDE v6.00 or newer (https://www.microchip.com/mplabx)
29+
- MPLAB® XC16 v2.00 or newer (https://www.microchip.com/xc)
3130

dspic33e-addr-err-trap/.main-meta/main.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,7 @@
1010
"shortDescription":"Address Error Traps for Easy Debugging",
1111
"ide":{
1212
"name":"MPLABX",
13-
"semverRange":">=5.50.0"
13+
"semverRange":">=6.00"
1414
},
1515
"compiler":{
1616
"name":"XC16",

dspic33e-addr-err-trap/README.md

Lines changed: 7 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -8,18 +8,18 @@ Microchip's 16-bit dsPIC
88
take corrective action. Specifically, the ability to detect memory addressing errors is provided by means of
99
automatic Address Error Trap detection. Memory addressing errors may be caused by one of the following:
1010

11-
a. A misaligned data word fetch is attempted. This condition occurs when an instruction performs a word
11+
1.A misaligned data word fetch is attempted. This condition occurs when an instruction performs a word
1212
access with the LSb of the effective address set to ‘1’. The dsPIC33E CPU requires all word accesses to
1313
be aligned to an even address boundary.
1414

15-
b. A bit manipulation instruction using the Indirect Addressing mode with the LSb of the effective address set to ‘1’.
15+
2.A bit manipulation instruction using the Indirect Addressing mode with the LSb of the effective address set to ‘1’.
1616

17-
c. A data fetch from unimplemented data address space is attempted.
17+
3.A data fetch from unimplemented data address space is attempted.
1818

19-
d. Execution of a “BRA #literal” instruction or a “GOTO #literal” instruction, where literal is an unimplemented
19+
4.Execution of a “BRA #literal” instruction or a “GOTO #literal” instruction, where literal is an unimplemented
2020
program memory address.
2121

22-
e. Executing instructions after modifying the PC to point to unimplemented program memory addresses.
22+
5.Executing instructions after modifying the PC to point to unimplemented program memory addresses.
2323
The PC may be modified by loading a value into the stack and executing a RETURN instruction.
2424

2525
If the application defines an Address Error Trap service routine (trap handler), the processor will vector to the
@@ -39,6 +39,6 @@ an address error trap to occur. The compiler/assembler will also detect address
3939

4040
## Software Used
4141

42-
- MPLAB® X IDE v5.50 or newer (https://www.microchip.com/mplabx)
43-
- MPLAB® XC16 v1.70 or newer (https://www.microchip.com/xc)
42+
- MPLAB® X IDE v6.00 or newer (https://www.microchip.com/mplabx)
43+
- MPLAB® XC16 v2.00 or newer (https://www.microchip.com/xc)
4444

0 commit comments

Comments
 (0)