Skip to content

Commit c39d5ad

Browse files
committed
Add bps's for the ultra96's and a petalinux build script
Generates the boot files (boot.bin, uimage.ub) Signed-off-by: Holotronic <producer@holotronic.dk>
1 parent 03d14e9 commit c39d5ad

File tree

5 files changed

+39
-4
lines changed

5 files changed

+39
-4
lines changed
4.85 MB
Binary file not shown.

HW/VivadoProjects/avnet/ultra96/ultra96v1_config

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -5,10 +5,11 @@ TCL_TEMP_FILE=../../zynqmp_bp.tcl.in
55

66
# The fpga device we are building for
77
FPGA_DEVICE=xczu3eg-sbva484-1-e
8-
FPGA_DEV_SHORT=Xczu3g
8+
FPGA_DEV_SHORT=xczu3eg
99

1010
# Base Project Name
11-
PRJ_NAME=ultra96_v1_"$FPGA_DEV_SHORT"
11+
BOARD_NAME=ultra96v1
12+
PRJ_NAME="$BOARD_NAME"_"$FPGA_DEV_SHORT"
1213

1314
# The board part file url, if the target has one
1415
BOARD_PART="em.avnet.com:ultra96v1:part0:1.2"
4.89 MB
Binary file not shown.

HW/VivadoProjects/avnet/ultra96/ultra96v2_config

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -5,10 +5,11 @@ TCL_TEMP_FILE=../../zynqmp_bp.tcl.in
55

66
# The fpga device we are building for
77
FPGA_DEVICE=xczu3eg-sbva484-1-e
8-
FPGA_DEV_SHORT=Xczu3g
8+
FPGA_DEV_SHORT=xczu3eg
99

1010
# Base Project Name
11-
PRJ_NAME=ultra96_v2_"$FPGA_DEV_SHORT"
11+
BOARD_NAME=ultra96v2
12+
PRJ_NAME="$BOARD_NAME"_"$FPGA_DEV_SHORT"
1213

1314
# The board part file url, if the target has one
1415
BOARD_PART="em.avnet.com:ultra96v2:part0:1.0"
Lines changed: 33 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,33 @@
1+
#!/bin/sh
2+
set -e # Exit immediately if a command exits with a non-zero status
3+
4+
# Builds Boot files for the mpsoc HW using Petalinux. Pass in the board name
5+
# for the project you want to build. Expects Xilinx tools to be installed in
6+
# /opt/Xilinx like in the docker image.
7+
8+
usage () {
9+
echo "Usage: make_mpsoc_boot.sh boardname"
10+
exit 1
11+
}
12+
13+
if [ -z "$1" ]; then
14+
usage
15+
fi
16+
17+
CUR_DIR=`realpath .`
18+
19+
20+
if [[ $1 == *"ultra96"* ]]; then
21+
cd /work/avnet/ultra96
22+
BOARD_PART="xczu3eg"
23+
else
24+
echo "cant't find board project folder"
25+
exit 1
26+
fi
27+
28+
petalinux-create -t project -s "$1"-mk-2019.1.bsp
29+
cd "$1"-mk-2019.1
30+
time petalinux-config --get-hw-description=../"$1"_"$BOARD_PART"_created/"$1"_"$BOARD_PART".sdk --silentconfig
31+
time petalinux-build
32+
petalinux-package --boot --fsbl images/linux/zynqmp_fsbl.elf --u-boot=images/linux/u-boot.elf --pmufw --atf --fpga images/linux/system.bit --force
33+
tar -zxf ./images/linux/rootfs.tar.gz ./lib/modules && tar -zcf ../lib.tar.gz ./lib && rm -r lib

0 commit comments

Comments
 (0)