@@ -269,24 +269,24 @@ multiclass VPseudoVALU_VV_NoMask_Zvk {
269269 }
270270}
271271
272- multiclass VPseudoVALU_VI_NoMask_Zvk<Operand ImmType = simm5> {
272+ multiclass VPseudoVALU_VI_NoMask_Zvk {
273273 foreach m = MxListVF4 in {
274274 defvar mx = m.MX;
275275 defvar WriteVIALUV_MX = !cast<SchedWrite>("WriteVIALUV_" # mx);
276276 defvar ReadVIALUV_MX = !cast<SchedRead>("ReadVIALUV_" # mx);
277277
278- defm _VI : VPseudoBinaryNoMask_Zvk<m.vrclass, m.vrclass, ImmType , m>,
278+ defm _VI : VPseudoBinaryNoMask_Zvk<m.vrclass, m.vrclass, uimm5 , m>,
279279 Sched<[WriteVIALUV_MX, ReadVIALUV_MX, ReadVIALUV_MX, ReadVMask]>;
280280 }
281281}
282282
283- multiclass VPseudoVALU_VI_NoMaskTU_Zvk<Operand ImmType = uimm5> {
283+ multiclass VPseudoVALU_VI_NoMaskTU_Zvk {
284284 foreach m = MxListVF4 in {
285285 defvar mx = m.MX;
286286 defvar WriteVIALUV_MX = !cast<SchedWrite>("WriteVIALUV_" # mx);
287287 defvar ReadVIALUV_MX = !cast<SchedRead>("ReadVIALUV_" # mx);
288288
289- defm _VI : VPseudoBinaryNoMask<m.vrclass, m.vrclass, ImmType , m>,
289+ defm _VI : VPseudoBinaryNoMask<m.vrclass, m.vrclass, uimm5 , m>,
290290 Sched<[WriteVIALUV_MX, ReadVIALUV_MX, ReadVIALUV_MX, ReadVMask]>;
291291 }
292292}
@@ -369,7 +369,7 @@ let Predicates = [HasStdExtZvkned] in {
369369 defm PseudoVAESEF : VPseudoVALU_V_S_NoMask_Zvk;
370370 defm PseudoVAESEM : VPseudoVALU_V_S_NoMask_Zvk;
371371 defm PseudoVAESKF1 : VPseudoVALU_VI_NoMaskTU_Zvk;
372- defm PseudoVAESKF2 : VPseudoVALU_VI_NoMask_Zvk<uimm5> ;
372+ defm PseudoVAESKF2 : VPseudoVALU_VI_NoMask_Zvk;
373373 defm PseudoVAESZ : VPseudoVALU_S_NoMask_Zvk;
374374} // Predicates = [HasStdExtZvkned]
375375
@@ -385,7 +385,7 @@ let Predicates = [HasStdExtZvksed] in {
385385} // Predicates = [HasStdExtZvksed]
386386
387387let Predicates = [HasStdExtZvksh] in {
388- defm PseudoVSM3C : VPseudoVALU_VI_NoMask_Zvk<uimm5> ;
388+ defm PseudoVSM3C : VPseudoVALU_VI_NoMask_Zvk;
389389 defm PseudoVSM3ME : VPseudoVALU_VV_NoMaskTU_Zvk;
390390} // Predicates = [HasStdExtZvksh]
391391
0 commit comments