We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 5468750 commit b13d192Copy full SHA for b13d192
text/0036-async-testbench-functions.md
@@ -124,12 +124,12 @@ sim.add_process(adder)
124
125
DDR IO buffer as a process:
126
```python
127
-o = Signal(2); pin = Signal()
+clk = Signal(); o = Signal(2); pin = Signal()
128
async def ddr_buffer(sim):
129
while True: # could be extended to pre-capture next `o` on posedge
130
- await sim.negedge()
+ await sim.negedge(clk)
131
await sim.set(pin, o[0])
132
- await sim.posedge()
+ await sim.posedge(clk)
133
await sim.set(pin, o[1])
134
sim.add_process(ddr_buffer)
135
```
0 commit comments