Commit c08b0ba
authored
Enable block IO store on regular pointer by default (#4749)
Benchmark CI:
https://github.com/intel/intel-xpu-backend-for-triton/actions/runs/16389219960
(no geomean regression)
Inductor UT CI:
https://github.com/intel/intel-xpu-backend-for-triton/actions/runs/16389222996
(passes)
Flex Decoding CI:
https://github.com/intel/intel-xpu-backend-for-triton/actions/runs/16390730800
(passes)
Flex Attention CI:
https://github.com/intel/intel-xpu-backend-for-triton/actions/runs/16417773290
(no regression)
This PR changes the default behavior. Plan to remove the env var after
merging a while and no unexpected regression.
Signed-off-by: Whitney Tsang <whitney.tsang@intel.com>1 parent 9a77cdb commit c08b0ba
File tree
1 file changed
+4
-3
lines changed- third_party/intel/lib/TritonIntelGPUToLLVM
1 file changed
+4
-3
lines changedLines changed: 4 additions & 3 deletions
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
2756 | 2756 | | |
2757 | 2757 | | |
2758 | 2758 | | |
2759 | | - | |
2760 | | - | |
2761 | | - | |
| 2759 | + | |
| 2760 | + | |
| 2761 | + | |
| 2762 | + | |
2762 | 2763 | | |
2763 | 2764 | | |
2764 | 2765 | | |
| |||
0 commit comments