Commit 0b18690
authored
[AMD] Enable reordering across ops with nested regions (#5363)
This PR reverts the changes in
triton-lang/triton#5203
that prevents reordering across scf ops
Passes `omitUsesFromAbove=false` introduced in
llvm/llvm-project#113478
`mlir::getBackwardSlice()`. This ensures that the
backward slice captures the values used from above,
in ops with nested regions, like scf ops.1 parent 6d2ca1c commit 0b18690
File tree
1 file changed
+2
-10
lines changed- third_party/amd/lib/TritonAMDGPUTransforms
1 file changed
+2
-10
lines changedLines changed: 2 additions & 10 deletions
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
227 | 227 | | |
228 | 228 | | |
229 | 229 | | |
230 | | - | |
231 | 230 | | |
232 | 231 | | |
233 | 232 | | |
234 | 233 | | |
235 | 234 | | |
| 235 | + | |
| 236 | + | |
236 | 237 | | |
237 | 238 | | |
238 | 239 | | |
239 | 240 | | |
240 | | - | |
241 | | - | |
242 | | - | |
243 | | - | |
244 | | - | |
245 | | - | |
246 | 241 | | |
247 | 242 | | |
248 | 243 | | |
| |||
252 | 247 | | |
253 | 248 | | |
254 | 249 | | |
255 | | - | |
256 | | - | |
257 | | - | |
258 | 250 | | |
259 | 251 | | |
260 | 252 | | |
| |||
0 commit comments