Skip to content

Commit 2e20725

Browse files
abner-chencabner-chenc
committed
cmd/internal/obj/loong64: add {,X}VEXTRINS.{B,H,W,V} instruction support
Go asm syntax: VEXTRINS{B,H,W,V} $0x1b, vj,vd XVEXTRINS{B,H,W,V} $0x1b, vj,vd Equivalent platform assembler syntax: vextrins.{b,h,w,d} vd, vj, $0x1b xvextrins.{b,h,w,d} xd, xj, $0x1b Change-Id: Ibc0bf926befaa2f810cfedd9a40f7ad9a6a9d7fc Reviewed-on: https://go-review.googlesource.com/c/go/+/716803 LUCI-TryBot-Result: Go LUCI <golang-scoped@luci-project-accounts.iam.gserviceaccount.com> Reviewed-by: sophie zhao <zhaoxiaolin@loongson.cn> Reviewed-by: Michael Pratt <mpratt@google.com> Reviewed-by: Meidan Li <limeidan@loongson.cn> Reviewed-by: Michael Knyszek <mknyszek@google.com>
1 parent 01c29d1 commit 2e20725

File tree

5 files changed

+68
-0
lines changed

5 files changed

+68
-0
lines changed

‎src/cmd/asm/internal/asm/testdata/loong64enc1.s‎

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1029,6 +1029,16 @@ lable2:
10291029
XVPERMIV $0x3B, X1, X2 // XVPERMIV $59, X1, X2 // 22ece877
10301030
XVPERMIQ $0x4B, X1, X2 // XVPERMIQ $75, X1, X2 // 222ced77
10311031

1032+
// A{,X}VEXTRINS.{B,H,W,V} instructions
1033+
VEXTRINSB $0x18, V1, V2 // VEXTRINSB $24, V1, V2 // 22608c73
1034+
VEXTRINSH $0x27, V1, V2 // VEXTRINSH $39, V1, V2 // 229c8873
1035+
VEXTRINSW $0x36, V1, V2 // VEXTRINSW $54, V1, V2 // 22d88473
1036+
VEXTRINSV $0x45, V1, V2 // VEXTRINSV $69, V1, V2 // 22148173
1037+
XVEXTRINSB $0x54, X1, X2 // XVEXTRINSB $84, X1, X2 // 22508d77
1038+
XVEXTRINSH $0x63, X1, X2 // XVEXTRINSH $99, X1, X2 // 228c8977
1039+
XVEXTRINSW $0x72, X1, X2 // XVEXTRINSW $114, X1, X2 // 22c88577
1040+
XVEXTRINSV $0x81, X1, X2 // XVEXTRINSV $129, X1, X2 // 22048277
1041+
10321042
// [X]VSETEQZ.V, [X]VSETNEZ.V
10331043
VSETEQV V1, FCC0 // 20989c72
10341044
VSETNEV V1, FCC0 // 209c9c72

‎src/cmd/internal/obj/loong64/a.out.go‎

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1120,6 +1120,15 @@ const (
11201120
AXVPERMIV
11211121
AXVPERMIQ
11221122

1123+
AVEXTRINSB
1124+
AVEXTRINSH
1125+
AVEXTRINSW
1126+
AVEXTRINSV
1127+
AXVEXTRINSB
1128+
AXVEXTRINSH
1129+
AXVEXTRINSW
1130+
AXVEXTRINSV
1131+
11231132
AVSETEQV
11241133
AVSETNEV
11251134
AVSETANYEQB

‎src/cmd/internal/obj/loong64/anames.go‎

Lines changed: 8 additions & 0 deletions
Some generated files are not rendered by default. Learn more about customizing how changed files appear on GitHub.

‎src/cmd/internal/obj/loong64/asm.go‎

Lines changed: 24 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1781,6 +1781,10 @@ func buildop(ctxt *obj.Link) {
17811781
opset(AVSHUF4IW, r0)
17821782
opset(AVSHUF4IV, r0)
17831783
opset(AVPERMIW, r0)
1784+
opset(AVEXTRINSB, r0)
1785+
opset(AVEXTRINSH, r0)
1786+
opset(AVEXTRINSW, r0)
1787+
opset(AVEXTRINSV, r0)
17841788

17851789
case AXVANDB:
17861790
opset(AXVORB, r0)
@@ -1793,6 +1797,10 @@ func buildop(ctxt *obj.Link) {
17931797
opset(AXVPERMIW, r0)
17941798
opset(AXVPERMIV, r0)
17951799
opset(AXVPERMIQ, r0)
1800+
opset(AXVEXTRINSB, r0)
1801+
opset(AXVEXTRINSH, r0)
1802+
opset(AXVEXTRINSW, r0)
1803+
opset(AXVEXTRINSV, r0)
17961804

17971805
case AVANDV:
17981806
opset(AVORV, r0)
@@ -4383,6 +4391,22 @@ func (c *ctxt0) opirr(a obj.As) uint32 {
43834391
return 0x1dfa << 18 // xvpermi.d
43844392
case AXVPERMIQ:
43854393
return 0x1dfb << 18 // xvpermi.q
4394+
case AVEXTRINSB:
4395+
return 0x1ce3 << 18 // vextrins.b
4396+
case AVEXTRINSH:
4397+
return 0x1ce2 << 18 // vextrins.h
4398+
case AVEXTRINSW:
4399+
return 0x1ce1 << 18 // vextrins.w
4400+
case AVEXTRINSV:
4401+
return 0x1ce0 << 18 // vextrins.d
4402+
case AXVEXTRINSB:
4403+
return 0x1de3 << 18 // xvextrins.b
4404+
case AXVEXTRINSH:
4405+
return 0x1de2 << 18 // xvextrins.h
4406+
case AXVEXTRINSW:
4407+
return 0x1de1 << 18 // xvextrins.w
4408+
case AXVEXTRINSV:
4409+
return 0x1de0 << 18 // xvextrins.d
43864410
case AVBITCLRB:
43874411
return 0x1CC4<<18 | 0x1<<13 // vbitclri.b
43884412
case AVBITCLRH:

‎src/cmd/internal/obj/loong64/doc.go‎

Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -254,6 +254,23 @@ Note: In the following sections 3.1 to 3.6, "ui4" (4-bit unsigned int immediate)
254254
| | XR[xd].D[2] = XR[xj].D[ui8[5:4]], XR[xd].D[3] = XR[xj].D[ui8[7:6]]
255255
XVPERMIQ ui8, Xj, Xd | xvpermi.q xd, xj, ui8 | vec = {XR[xd], XR[xj]}, XR[xd].Q[0] = vec.Q[ui8[1:0]], XR[xd].Q[1] = vec.Q[ui8[5:4]]
256256
257+
3.9 Vector misc instruction
258+
259+
3.9.1 {,X}VEXTRINS.{B,H,W,V}
260+
261+
Instruction format:
262+
VEXTRINSB ui8, Vj, Vd
263+
264+
Mapping between Go and platform assembly:
265+
Go assembly | platform assembly | semantics
266+
VEXTRINSB ui8, Vj, Vd | vextrins.b vd, vj, ui8 | VR[vd].B[ui8[7:4]] = VR[vj].B[ui8[3:0]]
267+
VEXTRINSH ui8, Vj, Vd | vextrins.h vd, vj, ui8 | VR[vd].H[ui8[6:4]] = VR[vj].H[ui8[2:0]]
268+
VEXTRINSW ui8, Vj, Vd | vextrins.w vd, vj, ui8 | VR[vd].W[ui8[5:4]] = VR[vj].W[ui8[1:0]]
269+
VEXTRINSV ui8, Vj, Vd | vextrins.d vd, vj, ui8 | VR[vd].D[ui8[4]] = VR[vj].D[ui8[0]]
270+
XVEXTRINSB ui8, Vj, Vd | xvextrins.b vd, vj, ui8 | XR[xd].B[ui8[7:4]] = XR[xj].B[ui8[3:0]], XR[xd].B[ui8[7:4]+16] = XR[xj].B[ui8[3:0]+16]
271+
XVEXTRINSH ui8, Vj, Vd | xvextrins.h vd, vj, ui8 | XR[xd].H[ui8[6:4]] = XR[xj].H[ui8[2:0]], XR[xd].H[ui8[6:4]+8] = XR[xj].H[ui8[2:0]+8]
272+
XVEXTRINSW ui8, Vj, Vd | xvextrins.w vd, vj, ui8 | XR[xd].W[ui8[5:4]] = XR[xj].W[ui8[1:0]], XR[xd].W[ui8[5:4]+4] = XR[xj].W[ui8[1:0]+4]
273+
XVEXTRINSV ui8, Vj, Vd | xvextrins.d vd, vj, ui8 | XR[xd].D[ui8[4]] = XR[xj].D[ui8[0]],XR[xd].D[ui8[4]+2] = XR[xj].D[ui8[0]+2]
257274
258275
# Special instruction encoding definition and description on LoongArch
259276

0 commit comments

Comments
 (0)