We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent ab99173 commit 0d1fe99Copy full SHA for 0d1fe99
configs/defconfig.esp32s3
@@ -26,3 +26,7 @@ CONFIG_ULP_COPROC_RESERVE_MEM=512
26
# RGB Display Optimizations
27
# CONFIG_LCD_RGB_ISR_IRAM_SAFE is not set
28
CONFIG_LCD_RGB_RESTART_IN_VSYNC=y
29
+
30
+# Matter settings:
31
+CONFIG_ENABLE_CHIPOBLE=y
32
+CONFIG_ESP_MATTER_ENABLE_OPENTHREAD=n
0 commit comments