Skip to content

Commit 76fdc1e

Browse files
committed
arm64: cputype: Add QCOM_CPU_PART_KRYO_3XX_GOLD
JIRA: https://issues.redhat.com/browse/RHEL-101059 commit 401c333 Author: Douglas Anderson <dianders@chromium.org> Date: Thu, 19 Dec 2024 13:11:09 -0800 Add a definition for the Qualcomm Kryo 300-series Gold cores. Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Signed-off-by: Douglas Anderson <dianders@chromium.org> Acked-by: Trilok Soni <quic_tsoni@quicinc.com> Link: https://lore.kernel.org/r/20241219131107.v3.1.I18e0288742871393228249a768e5d56ea65d93dc@changeid Signed-off-by: Catalin Marinas <catalin.marinas@arm.com> Signed-off-by: Mark Salter <msalter@redhat.com>
1 parent 50b77cb commit 76fdc1e

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

arch/arm64/include/asm/cputype.h

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -120,6 +120,7 @@
120120
#define QCOM_CPU_PART_KRYO 0x200
121121
#define QCOM_CPU_PART_KRYO_2XX_GOLD 0x800
122122
#define QCOM_CPU_PART_KRYO_2XX_SILVER 0x801
123+
#define QCOM_CPU_PART_KRYO_3XX_GOLD 0x802
123124
#define QCOM_CPU_PART_KRYO_3XX_SILVER 0x803
124125
#define QCOM_CPU_PART_KRYO_4XX_GOLD 0x804
125126
#define QCOM_CPU_PART_KRYO_4XX_SILVER 0x805
@@ -198,6 +199,7 @@
198199
#define MIDR_QCOM_KRYO MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO)
199200
#define MIDR_QCOM_KRYO_2XX_GOLD MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_2XX_GOLD)
200201
#define MIDR_QCOM_KRYO_2XX_SILVER MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_2XX_SILVER)
202+
#define MIDR_QCOM_KRYO_3XX_GOLD MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_3XX_GOLD)
201203
#define MIDR_QCOM_KRYO_3XX_SILVER MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_3XX_SILVER)
202204
#define MIDR_QCOM_KRYO_4XX_GOLD MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_4XX_GOLD)
203205
#define MIDR_QCOM_KRYO_4XX_SILVER MIDR_CPU_MODEL(ARM_CPU_IMP_QCOM, QCOM_CPU_PART_KRYO_4XX_SILVER)

0 commit comments

Comments
 (0)