Skip to content

Commit 0cd821d

Browse files
mhennerichgregkh
authored andcommitted
iio: frequency: adf4350: Fix ADF4350_REG3_12BIT_CLKDIV_MODE
commit 1d8fdab upstream. The clk div bits (2 bits wide) do not start in bit 16 but in bit 15. Fix it accordingly. Fixes: e31166f ("iio: frequency: New driver for Analog Devices ADF4350/ADF4351 Wideband Synthesizers") Signed-off-by: Michael Hennerich <michael.hennerich@analog.com> Signed-off-by: Nuno Sá <nuno.sa@analog.com> Link: https://patch.msgid.link/20250829-adf4350-fix-v2-2-0bf543ba797d@analog.com Cc: <Stable@vger.kernel.org> Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
1 parent 2af086f commit 0cd821d

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

include/linux/iio/frequency/adf4350.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -51,7 +51,7 @@
5151

5252
/* REG3 Bit Definitions */
5353
#define ADF4350_REG3_12BIT_CLKDIV(x) ((x) << 3)
54-
#define ADF4350_REG3_12BIT_CLKDIV_MODE(x) ((x) << 16)
54+
#define ADF4350_REG3_12BIT_CLKDIV_MODE(x) ((x) << 15)
5555
#define ADF4350_REG3_12BIT_CSR_EN (1 << 18)
5656
#define ADF4351_REG3_CHARGE_CANCELLATION_EN (1 << 21)
5757
#define ADF4351_REG3_ANTI_BACKLASH_3ns_EN (1 << 22)

0 commit comments

Comments
 (0)