Skip to content

Commit b5097f4

Browse files
committed
add netv2 PCIe video example
Signed-off-by: Wojciech Tatarski <wtatarski@antmicro.com>
1 parent b7e2843 commit b5097f4

File tree

9 files changed

+49273
-1
lines changed

9 files changed

+49273
-1
lines changed

other/boards.json

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -29,6 +29,11 @@
2929
"device": "a200t",
3030
"package": "sbg484-1"
3131
},
32+
"netv2": {
33+
"family": "xc7",
34+
"device": "a100t",
35+
"package": "fgg484-2"
36+
},
3237
"icebreaker": {
3338
"family": "ice40",
3439
"device": "up5k",

other/vendors.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
{
22
"xilinx": {
3-
"boards": ["arty-a35t", "arty-a100t", "basys3", "zybo", "nexys-video"],
3+
"boards": ["arty-a35t", "arty-a100t", "basys3", "zybo", "nexys-video", "netv2"],
44
"toolchains": ["vivado", "yosys-vivado", "vpr", "vpr-fasm2bels", "nextpnr-xilinx", "nextpnr-xilinx-fasm2bels"]
55
},
66
"lattice": {

project/netv2-pcie.json

Lines changed: 26 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,26 @@
1+
{
2+
"srcs": [
3+
"third_party/vexriscv-verilog/VexRiscv_Lite.v",
4+
"third_party/litepcie/litepcie/phy/xilinx_s7_gen2_x1/pcie_s7_support.v",
5+
"third_party/litepcie/litepcie/phy/xilinx_s7_gen2_x1/pcie_pipe_clock.v",
6+
"third_party/litepcie/litepcie/phy/xilinx_s7_gen2_x1/pcie_s7.xci",
7+
"src/netv2-pcie/top.v"
8+
9+
],
10+
"top": "top",
11+
"name": "netv2-pcie",
12+
"data": [
13+
"src/netv2-pcie/mem.init",
14+
"src/netv2-pcie/mem_1.init",
15+
"src/netv2-pcie/mem_2.init",
16+
"src/netv2-pcie/edid_mem.init"
17+
],
18+
"clocks": {
19+
"clk50": 20.0
20+
},
21+
"vendors": {
22+
"xilinx": ["netv2"]
23+
},
24+
"required_toolchains": ["vivado"]
25+
26+
}

0 commit comments

Comments
 (0)