Skip to content

Actions: amaranth-lang/rtl-debugger

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
19 workflow runs
19 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Initial Surfer support CI #33: Pull request #5 synchronize by TheZoq2
36s TheZoq2:surfer
TheZoq2:surfer
36s
Initial Surfer support CI #32: Pull request #5 synchronize by TheZoq2
36s TheZoq2:surfer
TheZoq2:surfer
36s
Initial Surfer support CI #31: Pull request #5 synchronize by TheZoq2
37s TheZoq2:surfer
TheZoq2:surfer
37s
Initial Surfer support CI #30: Pull request #5 synchronize by TheZoq2
29s TheZoq2:surfer
TheZoq2:surfer
29s
Initial Surfer support CI #29: Pull request #5 opened by TheZoq2
27s TheZoq2:surfer
TheZoq2:surfer
27s
Add infrastructure to lazily parse CXXRTL packets. CI #28: Commit 7319295 pushed by whitequark
35s main
main
35s
Move esbuild configuration to build.mjs. CI #27: Commit fce5805 pushed by whitequark
35s main
main
35s
Hide watch-related commands without an active session. CI #26: Commit 0b783ff pushed by whitequark
36s main
main
36s
Implement the Continue Forward command. CI #25: Commit c5e1239 pushed by whitequark
34s main
main
34s
Allow requesting a secondary link from a session. CI #24: Commit 0f1bbdb pushed by whitequark
33s main
main
33s
Avoid an infinite loop when stepping forward without next sample. CI #23: Commit 0946e8f pushed by whitequark
39s main
main
39s
Focus important diagnostics (break, assert, assume) after moving cursor. CI #22: Commit e0f16ee pushed by whitequark
34s main
main
34s
Silence C++ language server diagnostics in the example. CI #21: Commit ba3d495 pushed by whitequark
40s main
main
40s
Remove unintentionally added FUNDING.yml. CI #20: Commit 5c36aea pushed by whitequark
30s main
main
30s
SystemVerilog is also supported for hover tooltips. CI #19: Commit 32cc858 pushed by whitequark
43s main
main
43s
Display variable value in tooltip on hover. CI #18: Commit 2d1729e pushed by whitequark
32s main
main
32s
Pad binary, octal, and hex variable values to match the width. CI #17: Commit 4f7a54c pushed by whitequark
31s main
main
31s
Tweak README CI #16: Pull request #4 opened by robtaylor
47s robtaylor:test-ci
robtaylor:test-ci
47s
Fix Verilog style variable value rendering. CI #15: Commit 509f1e8 pushed by whitequark
36s main
main
36s