We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 3195de9 commit 3737595Copy full SHA for 3737595
nmigen_soc/csr/bus.py
@@ -74,7 +74,7 @@ def __init__(self, width, access, *, name=None, src_loc_at=0):
74
("w_data", width),
75
("w_stb", 1),
76
]
77
- super().__init__(layout, name=name, src_loc_at=1)
+ super().__init__(layout, name=name, src_loc_at=1 + src_loc_at)
78
79
# FIXME: get rid of this
80
__hash__ = object.__hash__
0 commit comments