We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent a8aa378 commit 1c788a0Copy full SHA for 1c788a0
src/Algebra/Properties/Monoid/Reasoning.agda
@@ -63,7 +63,7 @@ module _ {a c : Carrier} (inv : a ∙ c ≈ ε) where
63
insertʳ b = sym (cancelʳ b)
64
65
cancelInner : ∀ b d → (b ∙ a) ∙ (c ∙ d) ≈ b ∙ d
66
- cancelInner b d = trans (sym (assoc (b ∙ a) c d)) (∙-congʳ (cancelʳ b))
+ cancelInner b d = trans (uv≈w⇒xu∙vy≈x∙wy inv b d) (∙-congˡ (identityˡ d))
67
68
insertInner : ∀ b d → b ∙ d ≈ (b ∙ a) ∙ (c ∙ d)
69
insertInner b d = sym (cancelInner b d)
0 commit comments