File tree Expand file tree Collapse file tree 3 files changed +5
-5
lines changed
Expand file tree Collapse file tree 3 files changed +5
-5
lines changed Original file line number Diff line number Diff line change @@ -37,8 +37,8 @@ COMPILE_ARGS += -I$(SRC_DIR)
3737VERILOG_SOURCES += $(PWD ) /tb.v
3838TOPLEVEL = tb
3939
40- # MODULE is the basename of the Python test file
41- MODULE = test
40+ # List test modules to run, separated by commas and without the .py suffix:
41+ COCOTB_TEST_MODULES = test
4242
4343# include cocotb's make rules to take care of the simulator setup
4444include $(shell cocotb-config --makefiles) /Makefile.sim
Original file line number Diff line number Diff line change 1- pytest == 8.3.4
2- cocotb == 1.9.2
1+ pytest == 8.4.2
2+ cocotb == 2.0.0
Original file line number Diff line number Diff line change @@ -11,7 +11,7 @@ async def test_project(dut):
1111 dut ._log .info ("Start" )
1212
1313 # Set the clock period to 10 us (100 KHz)
14- clock = Clock (dut .clk , 10 , units = "us" )
14+ clock = Clock (dut .clk , 10 , unit = "us" )
1515 cocotb .start_soon (clock .start ())
1616
1717 # Reset
You can’t perform that action at this time.
0 commit comments