Skip to content

Commit d7b7303

Browse files
committed
intrinsic function of FixedOutputReg
1 parent 09bc9a5 commit d7b7303

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

veriloggen/thread/fixed_intrinsics.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -12,8 +12,8 @@ def _intrinsic_FixedOutput(fsm, m, name, width=32, point=0, signed=True):
1212
return fixed.FixedOutput(m, name, width=width, point=point, signed=signed)
1313

1414

15-
def _intrinsic_FixedOutputReg(fsm, m, name, width=32, point=0, signed=True):
16-
return fixed.FixedOutputReg(m, name, width=width, point=point, signed=signed)
15+
def _intrinsic_FixedOutputReg(fsm, m, name, width=32, point=0, signed=True, initval=0):
16+
return fixed.FixedOutputReg(m, name, width=width, point=point, signed=signed, initval=0)
1717

1818

1919
def _intrinsic_FixedReg(fsm, m, name, width=32, point=0, signed=True):

0 commit comments

Comments
 (0)