Skip to content

Commit d70e857

Browse files
committed
MultibankRAM.length
1 parent 614b14a commit d70e857

File tree

1 file changed

+6
-0
lines changed

1 file changed

+6
-0
lines changed

veriloggen/thread/ttypes.py

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -461,6 +461,12 @@ def __init__(self, m=None, name=None, clk=None, rst=None,
461461

462462
self.mutex = None
463463

464+
@property
465+
def length(self):
466+
if isinstance(self.addrwidth, int):
467+
return (2 ** self.addrwidth) * self.numbanks
468+
return (vtypes.Int(2) ** self.addrwidth) * self.numbanks
469+
464470
def __getitem__(self, index):
465471
return self.rams[index]
466472

0 commit comments

Comments
 (0)