Skip to content

Commit be40f4b

Browse files
committed
length (1-dimension) to dims (N-dimension)
1 parent 20117a0 commit be40f4b

File tree

15 files changed

+577
-439
lines changed

15 files changed

+577
-439
lines changed

tests/extension/resolver_/bram/resolver_bram.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -26,7 +26,7 @@ def mkBram(datawidth=32, addrwidth=10, numports=2):
2626
delay_addr = m.Reg('delay_ADDR%d' % i, addrwidth)
2727
ports.append( (addr, din, we, dout, delay_addr) )
2828

29-
mem = m.Reg('mem', datawidth, length=Int(2)**addrwidth)
29+
mem = m.Reg('mem', datawidth, Int(2)**addrwidth)
3030

3131
for i in range(numports):
3232
addr, din ,we, dout, delay_addr = ports[i]

veriloggen/core/function.py

Lines changed: 9 additions & 16 deletions
Original file line numberDiff line numberDiff line change
@@ -9,29 +9,28 @@
99

1010
class Function(vtypes.VeriloggenNode):
1111

12-
def __init__(self, name, width=1):
12+
def __init__(self, name, width=1, raw_width=None):
1313
vtypes.VeriloggenNode.__init__(self)
1414
self.name = name
1515
self.width = width
16-
self.width_msb = None
17-
self.width_lsb = None
16+
self.raw_width = raw_width
1817
self.io_variable = collections.OrderedDict()
1918
self.variable = collections.OrderedDict()
2019
self.statement = None
2120
self.subst = []
2221

23-
def Input(self, name, width=None, length=None, signed=False, value=None):
24-
t = vtypes.Input(width, length, signed, value, name=name)
22+
def Input(self, name, width=None, dims=None, signed=False, value=None):
23+
t = vtypes.Input(width, dims, signed, value, name=name)
2524
self.io_variable[name] = t
2625
return t
2726

28-
def Reg(self, name, width=None, length=None, signed=False, value=None):
29-
t = vtypes.Reg(width, length, signed, value, name=name)
27+
def Reg(self, name, width=None, dims=None, signed=False, value=None):
28+
t = vtypes.Reg(width, dims, signed, value, name=name)
3029
self.variable[name] = t
3130
return t
3231

33-
def Integer(self, name, width=None, length=None, signed=False, value=None):
34-
t = vtypes.Integer(width, length, signed, value, name=name)
32+
def Integer(self, name, width=None, dims=None, signed=False, value=None):
33+
t = vtypes.Integer(width, dims, signed, value, name=name)
3534
self.variable[name] = t
3635
return t
3736

@@ -60,15 +59,9 @@ def _add_subst(self, s):
6059
def _get_subst(self):
6160
return self.subst
6261

63-
def _set_raw_width(self, msb, lsb):
64-
self.width_msb = msb
65-
self.width_lsb = lsb
66-
6762
def __setattr__(self, attr, value):
68-
# when width or length is overwritten, msb and lsb values are reset.
6963
if attr == 'width':
70-
object.__setattr__(self, 'width_msb', None)
71-
object.__setattr__(self, 'width_lsb', None)
64+
object.__setattr__(self, 'raw_width', None)
7265
object.__setattr__(self, attr, value)
7366

7467
def __call__(self, value):

0 commit comments

Comments
 (0)