Skip to content

Commit a2db2e8

Browse files
committed
The location of simulation_ tests is changed.
1 parent 81eccdb commit a2db2e8

File tree

10 files changed

+3
-3
lines changed

10 files changed

+3
-3
lines changed
File renamed without changes.

tests/verilog/simulation_/pycoram_userlogic/simulation_pycoram_userlogic.py renamed to tests/simulation_/pycoram_userlogic/simulation_pycoram_userlogic.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,7 +5,7 @@
55
import collections
66

77
# the next line can be removed after installation
8-
sys.path.insert(0, os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__)))))))
8+
sys.path.insert(0, os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__))))))
99

1010
from veriloggen import *
1111

tests/verilog/simulation_/simulator/simulation_simulator.py renamed to tests/simulation_/simulator/simulation_simulator.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44
import os
55

66
# the next line can be removed after installation
7-
sys.path.insert(0, os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__)))))))
7+
sys.path.insert(0, os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__))))))
88

99
from veriloggen import *
1010

tests/verilog/simulation_/testbench/simulation_testbench.py renamed to tests/simulation_/testbench/simulation_testbench.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,7 @@
44
import os
55

66
# the next line can be removed after installation
7-
sys.path.insert(0, os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__)))))))
7+
sys.path.insert(0, os.path.dirname(os.path.dirname(os.path.dirname(os.path.dirname(os.path.abspath(__file__))))))
88

99
from veriloggen import *
1010

0 commit comments

Comments
 (0)