Skip to content

Commit 7aaed39

Browse files
author
Yasuhiro Nitta
committed
remove unnecessary line
1 parent 7c42e1d commit 7aaed39

File tree

1 file changed

+0
-2
lines changed

1 file changed

+0
-2
lines changed

veriloggen/stream/stypes.py

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -2445,8 +2445,6 @@ def _implement(self, m, seq, svalid=None, senable=None):
24452445

24462446
size_data = self.size.sig_data if self.size is not None else None
24472447
interval_data = self.interval.sig_data if self.interval is not None else None
2448-
# if self.size is not None and self.interval is not None:
2449-
# size_data *= self.interval
24502448
initval_data = self.initval.sig_data
24512449

24522450
width = self.bit_length()

0 commit comments

Comments
 (0)