We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 0e7df37 commit cdf85bdCopy full SHA for cdf85bd
pyverilog/ast_code_generator/template/whilestatement.txt
@@ -1,2 +1 @@
1
-while({{ cond }})
2
-{{ statement }}
+while({{ cond }}) {{ statement }}
0 commit comments