Skip to content

Commit b138f7b

Browse files
committed
EmbeddedCode for Veriloggen
1 parent e0f1e68 commit b138f7b

File tree

2 files changed

+11
-0
lines changed

2 files changed

+11
-0
lines changed

pyverilog/ast_code_generator/codegen.py

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1019,3 +1019,6 @@ def visit_SingleStatement(self, node):
10191019
}
10201020
rslt = template.render(template_dict)
10211021
return rslt
1022+
1023+
def visit_EmbeddedCode(self, node):
1024+
return self.indent(node.code)

pyverilog/vparser/ast.py

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -832,3 +832,11 @@ def children(self):
832832
nodelist = []
833833
if self.statement: nodelist.append(self.statement)
834834
return tuple(nodelist)
835+
836+
class EmbeddedCode(Node):
837+
attr_names = ('code',)
838+
def __init__(self, code, lineno=0):
839+
self.code = code
840+
def children(self):
841+
nodelist = []
842+
return tuple(nodelist)

0 commit comments

Comments
 (0)