Skip to content

Commit 70a8d7b

Browse files
committed
update
1 parent 5ae5f84 commit 70a8d7b

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

README.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -19,7 +19,7 @@ Note that this software package includes PLY-3.4 in "vparser/ply". The license o
1919
Publication
2020
==============================
2121

22-
If you use Pyverilog in your research, please cite my paper.
22+
If you use Pyverilog in your research, please cite the following paper.
2323

2424
- Shinya Takamaeda-Yamazaki: Pyverilog: A Python-based Hardware Design Processing Toolkit for Verilog HDL, 11th International Symposium on Applied Reconfigurable Computing (ARC 2015) (Poster), Lecture Notes in Computer Science, Vol.9040/2015, pp.451-460, April 2015.
2525
[Paper](http://link.springer.com/chapter/10.1007/978-3-319-16214-0_42)

README.rst

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -18,7 +18,7 @@ license of PLY is BSD.
1818
Publication
1919
===========
2020

21-
If you use Pyverilog in your research, please cite my paper.
21+
If you use Pyverilog in your research, please cite the following paper.
2222

2323
- Shinya Takamaeda-Yamazaki: Pyverilog: A Python-based Hardware Design
2424
Processing Toolkit for Verilog HDL, 11th International Symposium on

0 commit comments

Comments
 (0)