We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 5a08d44 commit 675351cCopy full SHA for 675351c
setup.py
@@ -16,7 +16,6 @@ def read(filename):
16
long_description=read('README.rst'),
17
keywords = 'Verilog HDL, Lexer, Parser, Dataflow Analyzer, Control-flow Analyzer, Code Generator, Visualizer',
18
author='Shinya Takamaeda-Yamazaki',
19
- author_email='shinya.takamaeda_at_gmail_com',
20
license="Apache License 2.0",
21
url='https://github.com/PyHDI/Pyverilog',
22
packages=find_packages(),
0 commit comments