We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
2 parents 588ba74 + 3daf3fe commit 52242ebCopy full SHA for 52242eb
setup.py
@@ -9,7 +9,7 @@ def read(filename):
9
10
11
setup(name='pyverilog',
12
- version=read('pyverilog/VERSION'),
+ version=read('pyverilog/VERSION').splitlines()[0],
13
description='Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator',
14
long_description=read('README.md'),
15
long_description_content_type="text/markdown",
0 commit comments