Skip to content

Commit 4fc6e85

Browse files
committed
setup.py
1 parent 07bd007 commit 4fc6e85

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

setup.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -12,7 +12,7 @@ def read(filename):
1212

1313
setup(name='pyverilog',
1414
version=version,
15-
description='Python-based Hardware Design Processing Toolkit for Verilog HDL',
15+
description='Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator',
1616
long_description=read('README.md'),
1717
keywords = 'Verilog HDL, Lexer, Parser, Dataflow Analyzer, Control-flow Analyzer, Code Generator, Visualizer',
1818
author='Shinya Takamaeda-Yamazaki',

0 commit comments

Comments
 (0)