We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 07bd007 commit 4fc6e85Copy full SHA for 4fc6e85
setup.py
@@ -12,7 +12,7 @@ def read(filename):
12
13
setup(name='pyverilog',
14
version=version,
15
- description='Python-based Hardware Design Processing Toolkit for Verilog HDL',
+ description='Python-based Hardware Design Processing Toolkit for Verilog HDL: Parser, Dataflow Analyzer, Controlflow Analyzer and Code Generator',
16
long_description=read('README.md'),
17
keywords = 'Verilog HDL, Lexer, Parser, Dataflow Analyzer, Control-flow Analyzer, Code Generator, Visualizer',
18
author='Shinya Takamaeda-Yamazaki',
0 commit comments