We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 3d279f1 commit 0180fb7Copy full SHA for 0180fb7
Makefile
@@ -1,10 +1,7 @@
1
-.PHONY: all
2
-all:
3
- make -C ./pyverilog
4
-
5
.PHONY: clean
6
clean:
7
make clean -C ./pyverilog
+ make clean -C ./examples
8
make clean -C ./tests
9
rm -rf *.pyc __pycache__ *.out parsetab.py pyverilog.egg-info build dist
10
0 commit comments