We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 2e79a76 commit 886243dCopy full SHA for 886243d
README.md
@@ -7,7 +7,7 @@ A Fast C++ Header-only Parser for Verilog.
7
A [Verilog] is a programming language that is used to describe a
8
digital circuit. Below is a circuit written in Verilog.
9
10
-<img src="image/circuit.png" width="40%" align="right">
+<img src="image/circuit.png" height="100" width="40%" align="right">
11
12
```Verilog
13
module simple (
0 commit comments