Skip to content

Commit 886243d

Browse files
committed
update
1 parent 2e79a76 commit 886243d

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

README.md

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,7 +7,7 @@ A Fast C++ Header-only Parser for Verilog.
77
A [Verilog] is a programming language that is used to describe a
88
digital circuit. Below is a circuit written in Verilog.
99

10-
<img src="image/circuit.png" width="40%" align="right">
10+
<img src="image/circuit.png" height="100" width="40%" align="right">
1111

1212
```Verilog
1313
module simple (

0 commit comments

Comments
 (0)