Skip to content

Commit 6e82e72

Browse files
committed
update
1 parent c56628c commit 6e82e72

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

README.md

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -9,10 +9,10 @@ digital circuit. Below is a circuit written in Verilog.
99

1010
```Verilog
1111
module simple (
12-
input1,
13-
input2,
14-
input3,
15-
out
12+
input1,
13+
input2,
14+
input3,
15+
out
1616
);
1717
1818
// Primary inputs

0 commit comments

Comments
 (0)