We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent de00413 commit f6b0d48Copy full SHA for f6b0d48
.github/workflows/riscv64_vector.yml
@@ -26,7 +26,7 @@ jobs:
26
opts: TARGET=RISCV64_ZVL128B BINARY=64 ARCH=riscv64
27
qemu_cpu: rv64,g=true,c=true,v=true,vext_spec=v1.0,vlen=128,elen=64
28
- target: RISCV64_ZVL256B
29
- opts: TARGET=RISCV64_ZVL256B BINARY=64 ARCH=riscv64
+ opts: TARGET=RISCV64_ZVL256B BINARY=64 ARCH=riscv64 BUILD_BFLOAT16=1 BUILD_HFLOAT16=1
30
qemu_cpu: rv64,g=true,c=true,v=true,vext_spec=v1.0,vlen=256,elen=64
31
- target: DYNAMIC_ARCH=1
32
opts: TARGET=RISCV64_GENERIC BINARY=64 ARCH=riscv64 DYNAMIC_ARCH=1
0 commit comments