Skip to content

Commit b7c28ce

Browse files
committed
Fix heartbeat pin collision with clock pin
- Change core_heartbeat from A2 to A8 (after JTAG pins A3-A7) - Heartbeat is an output, clock is an input - can't share pin - Addresses gatecat review comment on grid_array.py:220
1 parent 74b17a4 commit b7c28ce

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

chipflow_lib/packaging/grid_array.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -217,7 +217,7 @@ def bringup_pins(self) -> BringupPins:
217217
core_power=self._power,
218218
core_clock=GAPin('A', 2),
219219
core_reset=GAPin('A', 1),
220-
core_heartbeat=GAPin('A', 2), # Note: Same as clock in original
220+
core_heartbeat=GAPin('A', 8), # Output pin, after JTAG (A3-A7)
221221
core_jtag=self._jtag
222222
)
223223

0 commit comments

Comments
 (0)